EN Submit a tool
Industry

Rapidus Partners with Cadence to Halve Chip Design Turnaround Time

Published: Source: IT Home (RSS)

ShareXFacebookTelegramWhatsApp

Japanese semiconductor manufacturer Rapidus has partnered with EDA giant Cadence to introduce AI agents in the field of AI-assisted chip design, aiming to halve design turnaround time (TAT). Rapidus has added two tools integrated with Cadence InnoStack AI Super Agent to its Raads product line, enabling agent-based design orchestration in SoC workflows.

Read the original (opens in a new tab)

News stream data aggregated by AI HOT

Related newsLatest in this category
· X: Guizang (@op7418)
· X: Shao Meng (@shao__meng)
· X: Rohan Paul (@rohanpaul_ai)